Abstract: In this work, we propose a 6T SRAM-based architecture for efficient in-memory “XNOR and accumulation” (XAC) and “XOR and accumulation” operations. Our design employs a split 6T SRAM cell ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback