Abstract: This paper presents the design of ternary adder schematics with graphene nanoribbon field effect transistor (GNRFET). The adder circuits are developed by using the basic, universal and ...
Abstract: This paper presents the design and analysis of hybrid adders utilizing transmission gate, CMOS logic, and pass transistor logic. In this work, simulation is conducted using 45nm technology.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results