Abstract: A low power high-resolution time-to-digital converter (TDC) is presented. It utilizes a novel multi-path delay line to achieve a sub-gate delay resolution while consuming low power. An ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback