Abstract: In this work, we propose an energy-efficient 64$\times $ 64 compute-in-memory (CIM) SRAM macro using a 7T bit-cell in 65nm CMOS UMC PDK. It supports 4-bit inputs, 4-bit weights & 4-bit ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback